Mosaic ImmunoEngineering is a nanotechnology-based immunotherapy company developing therapeutics and vaccines to positively impact the lives of patients and their families.

Free
Message: Re: New Pacer--CLAIM CONSTRUCTION ORDER

I think we won the "ring oscillator" term.

The following is the first claim of the 336:

1. A microprocessor system, comprising a single integrated circuit including a central processing unit and an entire ring oscillator variable speed system clock in said single integrated circuit and connected to said central processing unit for clocking said central processing unit, said central processing unit and said ring oscillator variable speed system clock each including a plurality of electronic devices correspondingly constructed of the same process technology with corresponding manufacturing variations, a processing frequency capability of said central processing unit and a speed of said ring oscillator variable speed system clock varying together due to said manufacturing variations and due to at least operating voltage and temperature of said single integrated circuit; an on-chip input/output interface connected to exchange coupling control signals, addresses and data with said central processing unit; and a second clock independent of said ring oscillator variable speed system clock connected to said input/output interface.

Judge Grewal

“ring oscillator”
an oscillator having a multiple, odd number of inversions arranged in a loop, wherein the oscillator is variable based on the temperature, voltage and process parameters in the environment

I believe the ring oscillator is fine. If non-controllable was incorporated into the definition, we would've lost it. The ring oscillator is indeed variable based on temperature, voltage and process, as stated in the claim.

Can someone post the CPU DMA construction by Judge Ware and what both TPL and T3 wanted?

Judge Grewal

“separate DMA CPU”
a central processing unit that accesses memory and that fetches and executes instructions directly and separately of the main central processing unit

It looks like we won the "instruction register" and "supply the multiple sequential instructions" terms.

Share
New Message
Please login to post a reply