Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: re: design rules etc
1
Aug 19, 2013 03:26PM
1
Aug 19, 2013 03:29PM
2
Aug 19, 2013 03:35PM

Aug 19, 2013 03:41PM
1
Aug 19, 2013 03:42PM
2
Aug 19, 2013 04:00PM
3
Aug 19, 2013 04:01PM
2
Aug 19, 2013 04:04PM
1
Aug 19, 2013 04:07PM
6
Aug 19, 2013 04:09PM
1
Aug 19, 2013 04:16PM
2
Aug 19, 2013 04:20PM

Aug 19, 2013 04:25PM

Aug 19, 2013 04:31PM
3
Aug 19, 2013 04:50PM
2
Aug 19, 2013 04:50PM
1
Aug 19, 2013 04:52PM
1
Aug 19, 2013 05:02PM
9
Aug 19, 2013 06:14PM
4
Aug 19, 2013 06:41PM
6
Aug 19, 2013 07:03PM
2
Aug 19, 2013 07:06PM
2
Aug 19, 2013 07:08PM
5
Aug 19, 2013 07:12PM
2
Aug 19, 2013 07:23PM
3
Aug 19, 2013 07:35PM
2
Aug 19, 2013 07:51PM

the POET fabrication processes won't necessarily have to be re-written every time, moreso they must be "re-expressed" in the format ("language") that the particular design rule checking (DRC) software requires. still hairy, but not like starting from scratch.

that POET is this far along is pretty impressive. it's a guidepost that says we're out of the prototype woods and onto the edge of serious pre-production validation.

this might be worthwhile

http://en.wikipedia.org/wiki/Design_rule_checking

and a pretty good primer...

http://www.jontse.com/courses/files/cornell/ece4740/SemiconductorFabrication.pdf

and for any uber geeks, here's a site to go lose yourself in...

http://semimd.com

GLTA,

R.


Aug 20, 2013 02:12AM
4
Aug 20, 2013 02:44AM
Share
New Message
Please login to post a reply