Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: intel

"Wonder what reducing to 100 will cost????"

I'm not sure what the total cost is, but it is possble that it won't affect the burn rate at all. As fairchij said, they have the equipment at UConn. But also rememebr that POET always planned to shrink down to 100nm, as noted in the VCSEL NR. Even though the effort appears to have become more urgent and was added to the MS list, it was always their intent to complete it. So it's possible that it was already part of the budget.

I've thought more about the recent changes to the CP and I wonder if the original updated timeline referenced the third party because the equipment hadn't been calibrated at UConn at that time. If I recall, a recent MD&A mentioned a delay in the delivery of the new equipment until the end of September.

Is it possible that they originally planned to do it in Nashua because they couldn't be certain the nano assembler would be delivered? Perhaps when the nano assembler came online they were able to move the project back to the POET lab. Apologies if this theory has been put forth already and I missed it.

Share
New Message
Please login to post a reply