I don't know a great deal about this stuff but learning a lot from the folks on this board.

Question - Would a 100 nm monolithic high speed POET chip with very low power consumption actually be physically smaller than the 20 nm chip that has to be assembled and integrated with other components?