Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: Interesting

1 wafer x 2000 chips(estimated chips on a wafer).

That's with 100% yield of course. Which leads me to wonder (since this is not my field): are each of those 2000 chips tested AFTER they are cut apart, or is there some ingenious way to test their veracity simultaneously, while the wafer is still intact? and is that even a desirable way to test, if it's possible that the separation process could potentially damage a functional chip?

Share
New Message
Please login to post a reply