Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: Re: DIE TESTING... WAS: Re: Patent: METHOD OF FORMING AN HERMETIC SEAL ON ELECTRONIC AND OPTOELECTRONIC PACKAGES

Re: DIE TESTING... WAS: Re: Patent: METHOD OF FORMING AN HERMETIC SEAL ON ELECTRONIC AND OPTOELECTRONIC PACKAGES

posted on Dec 02, 2019 09:24AM

Wafer level testing is a must and only way forward for all of the industry.

---------

Has it been done by others, or did POET basically sew up for itself the (only viable?) process within its recent patent?

Share
New Message
Please login to post a reply