Re: DIE TESTING... WAS: Re: Patent: METHOD OF FORMING AN HERMETIC SEAL ON ELECTRONIC AND OPTOELECTRONIC PACKAGES
posted on
Dec 02, 2019 09:24AM
Wafer level testing is a must and only way forward for all of the industry.
---------
Has it been done by others, or did POET basically sew up for itself the (only viable?) process within its recent patent?