Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: New Patents Applications

Many patents applications were published on june 23rd 2016. They were all filed on december 22, 2014.

Publication number: 20160178987
Abstract: An optical XOR circuit that includes a thyristor and control circuitry operably coupled to terminals of the thyristor. The control circuitry is configured to control switching operation of the thyristor in response to the ON/OFF states of two digital optical signal inputs such that the thyristor produces a digital signal output that is the XOR function of the two digital optical signal inputs.
Type: Application
Filed: December 22, 2014
Publication date: June 23, 2016
Applicants: THE UNIVERSITY OF CONNECTICUT, OPEL SOLAR, INC.
Inventor: Geoff W. Taylor
Publication number: 20160182024
Abstract: An optical flip-flop circuit that includes an optical thyristor configured to receive a digital optical signal input and produce a digital signal output based on the ON/OFF state of the digital optical signal input. The optical flip-flop circuit further includes control circuitry operably coupled to the terminals of the optical thyristor. The control circuitry is configured to control switching operation of the optical thyristor in response to the level of a digital electrical signal input.
Type: Application
Filed: December 22, 2014
Publication date: June 23, 2016
Applicants: OPEL SOLAR, INC., THE UNIVERSITY OF CONNECTICUT
Inventor: Geoff W. Taylor
Publication number: 20160182155
Abstract: A coherent optical receiver that receives an optical PSK-modulated signal includes optical elements that combine the optical PSK-modulated signal and an optical local-oscillating (LO) signal and splits the combined optical signals into multiple parts that have a predefined phase offset relative to one another. The receiver further includes at least one thyristor and control circuitry operably coupled to terminals of the at least one thyristor. The control circuitry is configured to receive the multiple parts of the combined optical signals and controls switching operation of the at least one thyristor according to phase offset of optical PSK-modulated signal relative to the optical LO signal.
Type: Application
Filed: December 22, 2014
Publication date: June 23, 2016
Applicants: The University of Connecticut, Opel Solar, Inc.
Inventors: Geoff W. Taylor, Yan Zhang
Publication number: 20160182219
Abstract: An optical phase detector circuit is provided that is suitable for use in an optical phase lock loop. The optical phase detector includes a first optical flip-flop circuit configured to produce a first digital output based on ON/OFF state of a first digital optical input and a digital electrical control signal. A second optical flip-flop circuit is configured to produce a second digital output based on ON/OFF state of a second digital optical input and the digital electrical control signal. An AND gate is operably coupled to both the first and second optical flip-flops. The AND gate produces the digital electrical control signal for supply to the first and second optical flip-flop circuits according to an AND function of the first and second digital outputs produced by the first and second optical flip-flop circuits.
Type: Application
Filed: December 22, 2014
Publication date: June 23, 2016
Applicants: The University of Connecticut, Opel Solar, Inc.
Inventor: Geoff W. Taylor
Publication number: 20160181979
Abstract: An optoelectronic circuit for producing an optical clock signal that includes an optical thyristor, a waveguide structure and control circuitry. The waveguide structure is configured to split an optical pulse produced by the optical thyristor such that a first portion of such optical pulse is output as part of the optical clock signal and a second portion of such optical pulse is guided back to the optical thyristor to produce another optical pulse that is output as part of the optical clock signal. The control circuitry is operably coupled to terminals of the optical thyristor and receives first and second control signal inputs. The control circuitry is configured to selectively decrease frequency of the optical clock signal based on the first control signal input and to selectively increase frequency of the optical clock signal based on the second control signal input.
Type: Application
Filed: December 22, 2014
Publication date: June 23, 2016
Applicants: THE UNIVERSITY OF CONNECTICUT, OPEL SOLAR, INC.
Inventor: Geoff W. Taylor
Publication number: 20160178988
Abstract: An optical AND gate is provided that includes an optical thyristor configured to receive first and second digital optical signal inputs. The optical AND gate further includes control circuitry operably coupled to terminals of said optical thyristor. The control circuitry is configured to control switching operation of said optical thyristor in response to the ON/OFF states of the first and second digital optical signal inputs such that the optical thyristor produces a digital output signal that represents the AND function of the first and second digital optical signal inputs. In another aspect, an AND gate is provided that includes a thyristor and control circuitry operably coupled to terminals of the thyristor.
Type: Application
Filed: December 22, 2014
Publication date: June 23, 2016
Applicants: THE UNIVERSITY OF CONNECTICUT, OPEL SOLAR, INC.
Inventor: Geoff W. Taylor
5
Jun 27, 2016 11:45AM
4
Jun 27, 2016 01:12PM
42
Jun 27, 2016 02:30PM
9
Jun 27, 2016 03:42PM
11
Jun 27, 2016 03:53PM
14
Jun 27, 2016 06:28PM
37
Jun 27, 2016 07:40PM
8
Jun 27, 2016 08:15PM
17
Jun 27, 2016 09:58PM
5
Jun 27, 2016 10:00PM
1
Jun 27, 2016 10:11PM
11
Jun 27, 2016 10:38PM
15
Jun 27, 2016 10:55PM
13
Jun 28, 2016 01:07AM

Jun 28, 2016 01:08AM
7
Jun 28, 2016 01:13AM
18
Jun 28, 2016 02:23AM
9
Jun 28, 2016 02:29AM
22
Jun 28, 2016 05:28AM
5
Jun 28, 2016 07:55AM
4
Jun 28, 2016 08:53AM
3
Jun 28, 2016 09:53AM
12
Jun 28, 2016 10:07AM
4
Jun 28, 2016 10:14AM
8
Jun 28, 2016 10:49AM
10
Jun 28, 2016 11:19AM
31
Jun 28, 2016 01:15PM
3
ZL1
Jun 28, 2016 01:29PM
6
Jun 28, 2016 06:16PM
3
Jun 28, 2016 06:30PM
2
Jun 28, 2016 07:42PM
15
Jun 28, 2016 08:10PM
Share
New Message
Please login to post a reply