Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: Re: New Patent Granted
46
Feb 04, 2020 11:05AM
15
Feb 04, 2020 11:15AM
8
Feb 04, 2020 11:45AM
39
Feb 04, 2020 08:31PM
1
Feb 04, 2020 10:07PM
8
Feb 04, 2020 10:11PM
5
Feb 04, 2020 10:42PM
9
Feb 05, 2020 08:45AM

When we look at the patent images there are multiple variations designed to cover all the bases for future product development. There is even one for attaching the dielectric stack as a discrete component through 3d bonding. Why they would want to do that?  

Basically what the dielectric provides is a material set that can be deposited on the surface of the silicon wafer at low temperature and at low stress without damaging the underlying circuits or distorting the wafer. In other words the silicon can be processed to provide both interconnection  with electrical conductors and could also provide logic, memory, DSP or any number of requirements perhaps as a separation between analog and digital to allow multiple nodes.  What it creates is a flexible platform and maybe this was what our new president meant by off the shelf components. A multitude of designs for any application requiring optical integration.  He also talked about applicability to programmable logic controllers. In other words it allows for more of a silicon photonics (monolithic) approach where desired.

https://pdfpiw.uspto.gov/.piw?PageNum=0&docid=10551561&IDKey=3B5742B968B9%0D%0A&HomeUrl=http%3A%2F%2Fpatft.uspto.gov%2Fnetacgi%2Fnph-Parser%3FSect1%3DPTO1%2526Sect2%3DHITOFF%2526d%3DPALL%2526p%3D1%2526u%3D%25252Fnetahtml%25252FPTO%25252Fsrchnum.htm%2526r%3D1%2526f%3DG%2526l%3D50%2526s1%3D10551561.PN.%2526OS%3DPN%2F10551561%2526RS%3DPN%2F10551561 

Share
New Message
Please login to post a reply