Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: Re: Responding to FJ
10
Nov 18, 2014 11:42PM
2
Nov 18, 2014 11:51PM
11
Nov 19, 2014 12:18AM
1
Nov 19, 2014 01:42AM
6
Nov 19, 2014 06:40AM

Nov 19, 2014 07:16AM
2
Nov 19, 2014 07:43AM
4
Nov 19, 2014 08:10AM
3
Nov 19, 2014 08:21AM
4
Nov 19, 2014 08:27AM
7
Nov 19, 2014 08:29AM
12
Nov 19, 2014 08:40AM
9
Nov 19, 2014 08:52AM
3
Nov 19, 2014 08:56AM
4
Nov 19, 2014 09:29AM
7
Nov 19, 2014 01:17PM
2
Nov 19, 2014 02:58PM
2
Nov 19, 2014 03:44PM
1
Nov 19, 2014 03:48PM
47
Nov 19, 2014 04:01PM
7
Nov 19, 2014 04:02PM
11
Nov 19, 2014 04:12PM
5
Nov 19, 2014 04:25PM
2
Nov 19, 2014 04:33PM
16
Nov 19, 2014 05:07PM

As a refference for Harry:
http://en.wikipedia.org/wiki/Die_shrink

4 nodes better then 40nm corresponds to a FINFET 11nm.
But as I mentioned previously, I am sure this POET statetment of "4 nodes better in speed" is very conservative; they previously mentioned clock speeds of 40GHz (Si-CMOS is sticking at about 4GHz), and recently also a 5x speed advantage! Well, the future will tell us! First quarter of 2015?

Half-shrink

Main ITRS node | Stop gap half-node

250 nm 220 nm
180 nm 150 nm
130 nm 110 nm
90 nm 80 nm
65 nm 55 nm
45 nm 40 nm
32 nm 28 nm
22 nm 20 nm
14 nm 16 nm
10 nm 11 nm
2
Nov 19, 2014 10:38PM
3
Nov 19, 2014 11:35PM

Nov 20, 2014 12:22AM
2
Nov 20, 2014 10:28AM
6
Nov 20, 2014 10:51AM
7
Nov 20, 2014 11:08AM
16
Nov 20, 2014 11:21AM
8
Nov 20, 2014 11:24AM
Share
New Message
Please login to post a reply